PATENT NUMBER and **ISSUE DATE** U.S. UTILITY Pat nt Application APPL NUM FILING DATE CLASS SUBCLASS GAU **EXAMINER** 10081344 02/20/2002 'ME -- > 2816 \*APPLICANTS: Mashimo Akira; \*CONTINUING DATA VERIFIED: \* FOREIGN APPLICATIONS VERIFIED: JAPAN 2001-044223 02/20/2001 JAPAN 2001-333102 10/30/2001 PG-PUB DO NOT PUBLISH RESCIND -Foreign priority claimed ATTORNEY DOCKET NO ⊒ yes ⊒ no 35 USC 119 conditions met ⊐ yes ⊐ no Verified and Acknowledged Examiners's intials MM4521 TITLE: Signal processing circuit integrating pulse widths of an input pulse signal according to polarities NOTICE OF ALLOWANCE MAILED **CLAIMS ALLOWED Total Claims** Print Claim for **Assistant Examiner ISSUE FEE** DRAWING **Amount Due Date Paid** Sheets Drwg. Figs.Drwg. Print Fig. **Primary Examiner** 

TERMINAL

DISCLAMER

PREPARED FOR ISSUE

WARNING: The information disclosed herein may be restricted.
Unauthorized disclosure may be prohibited by the United States Code Title 35,
Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark
Office is restricted to authorized employees and contractors only.

FILED WITH:

DISK (CRF)

CD-ROM
(Attached in pocket on right inside flap)